


A 380H × 488V CCD Imager with Narrow Channel Transfer Gates

Yoshiaki Daimon-HAGIWARA, Motoaki ABE[†] and Chikao OKADA[†]

Sony Corporation Research Center, Yokohama 240
[†]Semiconductor Development Division, Yokohama 240

The Original First Pinned Photodiode Paper reported in SSDM1978 by Sony in 1978.

Yoshiaki Daimon-Hagiwara, Motoaki Abe, Chikao Okada,
"A 380H x 488V CCD Imager with Narrow Channel Transfer Gates"
Proceeding of the 10th Conference on Solid State Devices, Tokyo 1978;
Japanese Journal of Applied Physics, Vol 18 (1979) Supplement 18-1, pp.335-340




The First Pinned Photodiode (1978)

Then,
using the polysilicon patterning as an ion im-
plantation mask, boron ions with the dose
level of $2 \times 10^{13} \text{ cm}^{-2}$ are implanted into the
silicon substrate throughout the exposed por-
tions of the thermally grown oxide. This step
provides self-aligned channel stops which sur-
round the narrow-channel transfer part of each
electrode.

Fig. 2. Top and cross sectional views of the electrode for two phase CCD structure.

"Channel Stops" means Fixed Ground Pinned Potential Region,
which is also described as the heavily doped P+ region simply .

Sony original 570H x 498 V one-chip FT CCD Image Sensor with Pinned Photodiode, July 1980



On July 1980, Iwama Kazuo at Sony Tokyo Press Conference and Morita Akio at New York Press Conference announced the one chip CCD video camera with the 8 mm VTR in one box.

A 380H × 488V CCD Imager with Narrow Channel Transfer Gates

Yoshiaki Daimon-HAGIWARA, Motoaki ABE[†] and Chikao OKADA[†]

Sony Corporation Research Center, Yokohama 240
[†]*Semiconductor Development Division, Yokohama 240*

When the channel width of an FET becomes of the same order of magnitude as the depth of the gate depletion region, an increase of threshold voltage is observed. This narrow-channel effect has been applied successfully in creating an asymmetric potential well under an electrode for two phase CCD operations. The feasibility of this new structure has been confirmed in a 242 element analog delay line and the application is now extended to a 380H × 488V CCD Imager. In the constructed B/W CCD camera,

§1. Introduction

When the channel width of an FET becomes of the same order of magnitude as the depth of the gate depletion region, an increase of threshold voltage is observed. 1, 2) This narrow channel effect has been applied successfully in creating an asymmetrical potential well under an electrode for two phase CCD operations. The feasibility of this new structure has been confirmed in a 242 element analog delay line 3) and the application is now extended to a 380H × 488V CCD Imager. Figure 1 shows the




Fig. 1. The block diagram of a 380 H × 488 V CCD imager in frame transfer organization.

block diagram of the CCD Imager. The device has been organized for a frame transfer CCD. It consists of 380 × 244 bit imaging area, 380 × 244 bit storage area, and 380 bit horizontal shift register. The chip size of the device is 10.1 mm × 14.6 mm in which the imaging area is 8.8 mm × 6.6 mm determined by 2/3-inch picture format of the optical system. The transfer efficiency of the vertical and horizontal shift registers are more than 99.995% per transfer. And high image resolution of 280 TV lines/p.h. (Horizontal) and 350 TV lines/p.h. (Vertical) have been obtained.

The typical dark current level is less than 3% of the maximum signal level at the room temperature of 20°C. The spectral response of the imager shows that this inherently SiO₂ exposed structure has high enough quantum efficiency at 450 nm wavelength and functions as a color imager with high sensitivity.

§2. Device Structure

Figure 2 shows cross sectional views of the electrode for two phase CCD structure. For the structure fabricated, each electrode of the horizontal readout register has one large storage region of 70 μm width and seven narrow-channel transfer regions of 3 μm width. The channel lengths of the storage and transfer parts of the electrode are 7 μm and 5 μm respectively. Each electrode of the vertical shift register has one large storage region of 18 μm width and one narrow-channel transfer region of 3 μm width. The channel lengths of the storage and transfer parts of the electrode are 8 μm and 6 μm respectively. The width of the channel stop between vertical registers is




Fig. 2. Top and cross sectional views of the electrode for two phase CCD structure.

6 μm .

The unit cell of vertical registers is $24 \mu\text{m} \times 14 \mu\text{m}$. In the imaging area, an SiO_2 exposed window of $21 \mu\text{m} \times 6 \mu\text{m}$ is used as the photo-sensor window with high sensitivity at 450 nm wavelength. Figure 3-5 show the photograph of the device, the unit cell of the imaging area, and the horizontal readout shift register.

§3. Device Fabrication

The device is fabricated in buried-channel version on a p-type (100) oriented, 10–20 ohm-cm silicon substrate with standard double-layer overlapping polysilicon gate definitions. A first level of phosphorus-doped polysilicon is deposited onto an oxidized silicon wafer and defined to form the first set (H1, St1, and Im1) of electrodes. The exposed oxide is then removed and a new gate oxide is thermally grown. Subsequently, the second set (H2, St2, and Im2) of electrodes are formed by the




Fig. 3. Photomicrograph of the 380 H \times 488 V CCD imager. The chip size is 14.6 mm by 10.1 mm.

second level of polysilicon deposition. Then, using the polysilicon patterning as an ion im-




Fig. 4. SiO_2 exposed photo-sensor window of $21 \mu\text{m} \times 6 \mu\text{m}$ located in the unit cell of $24 \mu\text{m} \times 14 \mu\text{m}$. The width of the narrow channel is $3 \mu\text{m}$ throughout the device. The electrode overlap is $2 \mu\text{m}$.




Fig. 5. The horizontal readout register with $14 \mu\text{m}$ -pitch-per bit electrode structure.

plantation mask, boron ions with the dose level of $2 \times 10^{13} \text{ cm}^{-2}$ are implanted into the silicon substrate throughout the exposed portions of the thermally grown oxide. This step provides self-aligned channel stops which surround the narrow-channel transfer part of each electrode. The gate oxide thickness is 130 nm throughout the device. Phosphorus doped polysilicon with the sheet resistivity of $50\text{--}70 \text{ ohm}/\text{M}$ and the thickness of 500 nm is used for the gate electrode structure. To eliminate oxidation-induced stacking faults and other generation-recombination centers, high density

(more than $1 \times 10^{20}/\text{cm}^3$) phosphorus gettering at 1100°C and HCl oxidation were employed. The typical dark current level is less than $5 \text{ nA}/\text{cm}^2$. For the particular device reported in this paper, the ion implantation dose of the buried channel is taken to be $1.7 \times 10^{12} \text{ cm}^{-2}$.

§4. Imager Characteristics

The transfer efficiency of the vertical and horizontal shift registers are more than 99.995% per transfer. And high image resolution of $280 \text{ TV lines/p.h.}$ (Horizontal) and $350 \text{ TV lines/p.h.}$ (Vertical) have been obtained. See Fig. 6–8. Operating conditions of the CCD imager are listed in Table I. As seen in Fig. 9 of the actual measured channel potentials plotted against the gate voltage for the buried channel version, no clock overlap is necessary both for the vertical and horizontal shift registers. This simplifies drastically the construction of a




Fig. 6. A TV picture of a resolution chart. The maximum resolution seen in the picture are $280 \text{ TV lines/p.h.}$ (Horizontal) and $350 \text{ TV lines/p.h.}$ (Vertical).




Fig. 7. A TV picture of a multi burst chart. The maximum resolution is near 4 MHz burst lines.



Fig. 8. A TV picture of an image.

Table I. Operating conditions of the CCD imager.

Integration time	16 msec
Vertical clock voltage	from -2 volt to -12 volt
Frame shift frequency	14.31818 MHz/32 = 447.4 KHz
Line shift frequency	15.7 KHz
Horizontal clock voltage	from 3 volt to -12 volt
Readout frequency	14.31818 MHz/2 = 7.15909 MHz
Interlace	2: 1

timing system for the imager. See Fig. 10. The electrode voltages of the vertical registers in the imaging area are set off at -12 volt except the time of frame-shift. At this voltage, the surface of the narrow channel transfer regions is at accumulation, and also the channel conductance of the narrow channel is very low. This mechanism seems working for antiblooming. This effect has been verified as seen in the picture taken against the light coming through the laboratory window. See Fig. 11.

The dark current level is less than 3% of the maximum signal level at the room temperature of 20°C. The waveforms of the signal output from the horizontal readout register are shown in Fig. 12. The 380 bit horizontal register shifts




Fig. 9. The actual measured channel potentials plotted against the gate voltage for the buried channel version. The curve fitting with the simple relations by depletion approximation gives the effective values of X_j , ND and QD as seen in the figure.




Fig. 10. The timing diagram of the imager.



Fig. 11. TV pictures of scenes against light. Anti-blooming effects seem working. The maximum light intensity through the lab-window corresponds to about ten times of the maximum handling charge of the imager.





Fig. 12. The output wave forms of the horizontal readout register at the tailing end of a TV picture line, that is, right before the horizontal retrace time. The comparison of the output levels with and without image signal gives the dark current level of the imager.




Fig. 13. Spectral Response of the photosensors.

389 bits for each TV picture line. Hence, the last 9 bits of the output do not contain the image information nor dark current of the vertical registers.

The spectral response of the imager is also analyzed and reported in Fig. 13. Effective window size is $24 \mu\text{m} \times 14 \mu\text{m}$ at $700 \mu\text{m}$ wavelength and $21 \mu\text{m} \times 6 \mu\text{m}$ at 400 nm wavelength. Measurements were performed by reading the signal output of the imager while imaging a monochromatic spot light. It is expected that this inherently SiO_2 exposed structure has high enough quantum efficiency at 450 nm wavelength and functions as a color imager with high sensitivity and resolution when the smearing problem associated with the frame-transfer organization itself, is solved by use of a mechanical shutter.

§5. Summary

The feasibility of the narrow transfer channel CCD structure is confirmed by the realization of $380\text{H} \times 488\text{V}$ CCD Imager with frame transfer organization. The transfer efficiency of

the vertical and horizontal shift registers are more than 99.995%. And high image resolution of 280 TV lines/p.h. (Horizontal) and 350 TV lines/p.h. (Vertical) have been obtained. The typical dark current level is less than 3% of the maximum signal level at the room temperature of 20°C . It is expected that this inherently SiO_2 exposed structure has high enough quantum efficiency at 450 nm wavelength and functions as a color imager with high sensitivity and resolution.

Acknowledgement

The authors express their sincere gratitude to Ikuko Sakamoto for her assistance in the device pattern layout, Yasuo Nakata in the spectral-response measurements, and Masamichi Sakamoto in the device fabrication. Critical comments and constructive discussions with S. Ochi, Y. Kanoh, T. Ando and H. Yamasaki are deeply appreciated. Special thanks are due to H. Yoshida, Y. Kawana and M. Kikuchi for their encouragement and valuable suggestions throughout the course of this work.

References

- 1) K. E. Kroell and G. K. Ackermann: "Threshold Voltage of Narrow Channel Field Effect Transistors," *Solid State Electronics* **19** (1976) 77.
- 2) K. O. Jeppson: "Influence of the Channel Width on the Threshold Voltage Modulation in MOSFETS," *Electronics Letters*, 10th of July (1975) Vol. 11, No. 14.
- 3) Yoshiaki Daimon-Hagiwara: "Two Phase CCD with Narrow-Channel Transfer Regions," *Proc. of the 9th Conf. on Solid State Devices, Tokyo, 1977; JJAP, Vol. 17 (1978) Supplement 17-1, pp. 255-261.*